

February 6, 2026

* Truth tables

- An exhaustive list of all possible input values and their corresponding output values.
- Same output for a particular input.

* Example

a_1	a_0	$f(a_1, a_0)$
0	0	0
0	1	0
1	0	0
1	1	1

input outputs

* Example: fn. that adds a 1 to an unsigned number (3-bit)

a_2	a_1	a_0	b_3	b_2	b_1	b_0
0	0	0	0	0	0	1
0	0	1	0	0	1	0
0	1	0	0	0	1	1
0	1	1	0	1	0	0
1	0	0	0	1	0	1
1	0	1	0	1	1	1
1	1	0	0	1	1	1
1	1	1	1	0	0	0

input output

$$b_0 = a_0'$$

$$b_1 = a_1 \oplus a_0$$

XOR

$$b_2 =$$

$$b_3 = a_2 \cdot a_1 \cdot a_0$$

indicates an overflow.

* Truth Table for 1's complement (3-bit)

a_2	a_1	a_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


input

b_2	b_1	b_0
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

1's complement

b_2	b_1	b_0
0	0	0
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1

2's complement



* Boolean Algebra

- variables ⁽¹⁾ (true or false) ⁽⁰⁾
- operators
- axioms: $ab = ba$, $a(b+c) = ab+ac$, $(ab)' = a'+b'$

* Operators:

NOT, AND, OR, NAND, NOR, XOR, ...

* Boolean Algebraic Expressions

$$f(x, y, z) = xy + xz + yz$$

x	y	z	xy	xz	yz	$xy + xz + yz$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	0	0	0
1	0	1	0	1	0	1
1	1	0	1	0	0	1
1	1	1	1	1	1	1

input intermediate steps output

* Example: $f(x, y, z) = xy' + xz' + yz$ ← To do

if and only if

(i) A Boolean expression is satisfiable iff at least one combination of the input values makes the expression true.

x	y	xy'	$x'zy'$	$(x+y')x'y$
0	0	0	0	0
0	1	0	0	0
1	0	1	0	0
1	1	0	0	0

→ satisfiable expression

(ii) Unsatisfiable

(iii) Universally valid Boolean expression.

x	y	$x'y + x'y' + x$
0	0	1
0	1	1
1	0	1
1	1	1

universally valid

(iv) Two Boolean expressions are logically equivalent iff for each combination of the variable values these produce the same output.

x	y	$x'y'$	$(x+y)'$
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0

logically equivalent.

* Sum of Product form (SOP)

x	y	z	b
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


$x'y'z$
 $x'yz'$

$$b = x'y'z + x'yz' + xy'z + xyz'$$

SOP

$xy'z$
 xyz'

$$b = x'y'z + x'yz' + xy'z + xyz'$$



- (i) Easy to create SOP from a truth table
- (ii) Easy to create circuit diagram using AND, OR, NOT
- (iii) Inefficient, may not use the fewest number of gates.
impacts latency/speed + power

* Circuit that takes in a 3-bit signed integer in 2's complement form and detects whether it's a negative number.

a_2	a_1	a_0	b
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0

1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$a_2 a_1' a_0'$

$a_2 a_1' a_0$

$a_2 a_1 a_0'$

$a_2 a_1 a_0$

2's complement
-ve or +ve

SOP

$$b = a_2 a_1' a_0' + a_2 a_1' a_0 + a_2 a_1 a_0' + a_2 a_1 a_0$$

$b = a_2$ // logically equivalent
much simpler.

Exercise: Multiply 000011 with 000101.
6-bits 6-bits

$$000011 = 2^1 + 2^0$$

$$\{000101\}_{(5)} \times (2^1 + 2^0) = \frac{001010}{\leftarrow 2^1} + \frac{000101}{2^0}$$

$$= 001111$$

Booth's method

- Q = 000101
- M = 000011
- M = 111101
- A = 000000
- Q₋₁ = 0

$$\begin{array}{c|c|c} A & Q & Q_{-1} \\ \hline 000000 & 000101 & 10 \end{array}$$

$$111101 \mid 000101 \mid 0$$

$$S_1 \rightarrow 111110 \mid 100010 \mid 1$$

$$000001 \mid 100010 \mid 1$$

$$S_2 \rightarrow 000000 \mid 110001 \mid 0$$

$$111101 \mid 110001 \mid 0$$

$$S_3 \rightarrow 111110 \mid 111000 \mid 1$$

$$000001 \mid 111000 \mid 1$$

$$S_4 \rightarrow 000000 \mid 111000 \mid 0$$

$$S_5 \rightarrow 000000 \mid 000100 \mid 0$$

$$S_6 \rightarrow 000000 \mid 001111 \mid 0$$

↓
15

$$\begin{array}{r} A \ 000000 \\ -M \ 111101 \\ \hline \end{array}$$

$$A-M \ 111101$$

$$\begin{array}{r} A \textcircled{1} \ 1111 \\ A \ 111110 \end{array}$$

$$M \ 000011$$

$$A+M \ 000001$$